Verification And Synthesis Of Clock-Gated Circuits